Impact of the RT-level architecture on the power performance of tunnel transistor circuits
Tunnel field-effect transistors (TFETs) are one of the most attractive steep subthreshold slope devices currently being investigated as a means of overcoming the power density and energy inefficiency limitations of Complementary Metal Oxide Semiconductor (CMOS) technology. In…
DOI: 10.1002/cta.2398