scieee AI-readable full text Open interactive document viewer

Non-ideal quantization noise shaping in switched-current bandpass ΣΔ modulators

Rosa Utrera, José Manuel de la; Pérez Verdú, Belén; Medeiro Hidalgo, Fernando; Río Fernández, Rocío del; Rodríguez Vázquez, Ángel Benito

Abstract

This paper presents a systematic analysis of the major switched-current (SI) errors and their influence on the quantization noise shaping of SI BandPass SD Modulators (BPSDMs). Closed form equations are provided for the degradation of the signal-to-noise ratio and for the change of the notch frequency position in order to facilitate the design of this class of modulators. All these results have been validated by non-ideal time-domain behavioral simulations.

Full text

NON-IDEAL QUANTIZATION NOISE SHAPING IN SWITCHED-CURRENT BANDPASS EA MODULATORS J.M. de la Rosa, B. Pe'rez-Verdh, E Medeiro, R. del Rio and A. Rodriguez-Vbzquez (IEEE Fellow) Instituto de Microelectr6nica de Sevilla, IMSE-CNM (CSIC) Edificio CICA-CNM, C/Tarfia s/n, 41012-Sevilla, SPAIN Phone: +34 95 4239923; FAX: +34 95 4231832 E-mail: [email protected] ABSTRACT This paper presents a systematic analysis of the major switched-current (SI) errors and their influence on the quantization noise shaping of SI BandPass ZA Modulators (BPXAMs). Closed form equations are provided for the degradation of the signal-to-noise ratio and for the change of the notch frequency position in order to facilitate the design of this class of modulators. All these results have been validated by non-ideal time-domain behavioral simulations.(*) 1. INTRODUCTION A wide variety of CMOS analog sampled-data EA-modulators (EAMs) have been reported in literature for applications ranging from instrumentation to telecom [I]. Most of them use switched-capacitor (SC) circuits. However, the trend towards the combination of analog and digital circuitry in mixed-signal chips with low production cost has motivated exploring design techniques such as switched-current (SI), which can be manufactured in standard VLSI single-poly technologies with no extra processing steps required [2]. Several SI lowpass XAM ICs for different applications have already been reported [3][4]. Recently, we have also reported a SI BPEAM realized in a single-poly 0.8 pm CMOS technology [5]. Unlike SC EAMs, whose non-idealities have been described and modeled [I], thus allowing generation of systematic top-down design methodologies [6][7], until now there is not such equivalent study for SI ZAMs. This paper presents a systematic analysis of the major SI error mechanisms which degrade the quantization noise shaping of 4th-order BPZAMs. The aim of this study is to identify the influence of each error and to provide equations which facilitate the design of this class of modulators. 2. QUANTIZATION NOISE SHAPING IN BANDPASS ZA MODULATORS Fig. 1 (a) shows the block diagram of a single-loop BPZAM. Assuming that the quantizer can be modeled as an additive, white noise source, the z-transform of the modulator output can be expressed as follows: Y(Z) = &F(Z)X(Z) + NTF(Z)E(Z) (1) where X(z) is the input signal and E(z) represents the quantization error. Typically, BPZAM architectures are obtained from the corremation; this keeps the stability properties of the original architecture and allows us to take advantage of the available knowledge on the properties of lowpass modulators [I]. Thus, the ideal quantization Noise Transfer Function (NTF) is of the bandstop (*)This work has been supported by the Spanish CICYT Project sponding lowpass prototypes by applying a z- I + -z -2 transfor- TIC 97-OS80 2Lth-order BP Filter N-bit Quantizer -2 -2 1 fZ 1 +z Resonator 1 Resonator 2 Comparator Figure 1. Conceptual Block Diagram of a BandPass ZA Modulator, a) N-bit 2Lth-Order. b) 1-bit 4th-Order. type7 (2) -2 L N,&) = (1 + z 1 where 2L is the loop order. This latter function has L transmission zeroes at fi4, where& stands for the sampling frequency. Assuming that the N-bit quantizer in Fig.l(a) has a quantization step equal to q , its quantization noise power spectral density is NQrq /(12fs). As a consequence of the noise shaping, the in-band quantization noise power results in 2 f ,/4 i B,/2 [A/(2N- 1)I2xzL f,/4 - B,/2 12(2L+ 1)MZL+' (3) PQ = j 2NQlNTF(f)12df where A represents full-scale range of the quantizer; i.e. A = q(2 - 1) , B, is the signal bandwidth and M = fs/(2Bw) is the oversampling ratio. This paper focuses on I-bit (N = 1) modulators with L = 2. These modulators are easy to understand and relatively simple to design. They are capable to provide high resolution together with large tolerance to imperfections and robust, stable operation. Thus, we will start from a 2nd-order lowpass modulator, which after the z-' -+ -z-* transformation, results in the associated bandpass architecture shown in Fig.l(b). The resonator in Fig.l(b) can be realized using different alternatives [8]. Fig.2(a) shows one based on two LDI integrators in a feedback loop. This implementation is adopted because it remains stable under changes of the feedback coefficient due to circuit parasitics. Fig.2(b) illustrates this by plotting the movement of the resonator poles due to changes of the scaling coefficient AFA, around its nominal value of 2. It can be seen that they remain at the unity circle. Fig.2(c) shows the architecture of a 4th-order bandpass EA N 0-7803-5471 -0/99/$10.0001999 IEEE 11-476 Resonator 1 Re's6nZtor 2 Comparator LmJAGJ ADACI Figure 2. a) LDI Loop Resonator. b) Movement of Poles Around the Unity Circle Due to Changes in the Feedback Gain. c) Block Diagram of a BPCAM Based on the Resonator of Fig.2(a). modulator based on the resonator of Fig.2(a). The scaling factors have been optimized to obtain similar dynamic range for both resonators [SI, giving ARES2 = ADAC2 = -ADAcl = 1 and AREsl = 1/2. By making N = 1 and L = 2 in (3), we obtain the quantization noise power Pp for this modulator. On the other hand, assuming that the input signal of the modulator is a sinewave of amplitude A < A/2, we obtain the following expressions for the Signal-to-Noise Ratio (SNR) and the Dynamic Range (DR) [I] as it can be derived from (4), the resolution of this modulator increases with M at a rate of about 2.5 bits per octave. However, as we will see in the following section, error sources in practical SI circuits cause the quantization noise to increase in the signal band, thus lowering the reached resolution. 3. SI BUILDING BLOCKS AND ASOCIATED ERRORS As shown in [2], the major error sources of the memory cell are: jinite drain conductance, incomplete settling, and switch charge injecrion. Their isolated influence on the memory cell and on the integrator transfer function were analysed in [2]. However, for our study we are interested on their cumulative influence on the degradation of the quantization noise shaping in BPZAMs. Consider the cascaded memory cells shown in Fig.3(a). During clock phase Cell1 is in hold mode while Cell2 is in sampling mode. The small-signal equivalent circuit for such a configuration is shown in Fig.3 (b). The stationary current of the memory transistor in Ce112, iD(n) , is given by (5) where E, = 2gorrt/gm, with g, and gout being the small-signal input and output conductance of Ce112, respectively. Expression (5) is also valid for other memory cells by substituting g, by the corresponding input transconductance. However, it applies only if the memory cell reaches the steady state before the end of the sampling phase. Otherwise, an additional error is generated as a consequence of the incomplete settling of the voltage at the gate of the memory iD(n) = -(1 -E )i (n) K DI - C) &- & a) Cascaded Memory Cells and Clock Phases. b) Figure 3. Equivalent Circuit During Phase & and c) During Phase $2. transistor. Solving the equivalent circuit of Fig.3(b) for V, with V (n- 1) = i;fem(nl)/gm as the initial condition of the gate-source capacitor C,, yields K (6) where E,$ = e~p[-T,g,/(2C~,~)] stands for the incomplete settling error and iEem(ri - 1) represents the memorized drain current in the previous sampling phase. When the memory switch opens, in the beginning of phase q2, the charge injected by the switch transistor in C,,$ introduces an additional error term ( AV4 )[2], so that VK(n + 1/2) = V,(n) + AVq = (1 - E,)V,(n) (7) Fig.3(c) shows the equivalent circuit for the Cell2 in the hold mode. Considering all errors above, the z-transform of iEem is mem V (n) = [( 1 - E,)iD(n) + (n - 1 )]/gm Let consider now the conceptual SI realization of the resonator block of Fig.2(a) shown in Fig.4. In addition to the memory cell errors (E~, E! and E$), there are some errors due to non-idealities in the connection of the integrators. We define these errors as follows: 'F, FB = 'ongoF, FB ;&gF,.. = (goF, FB/gm)(' -&F, FE) (9) where ion is the steering switch on-resistance and go,, goFB are the output conductances of the current mirrors, as stated in Fig.4. Using the equivalent circuit shown in Fig.3 for the memory cells which form the integrators, the following transfer function is obtained for the non-ideal resonator: Figure 4. Schematic of the Resonator Including SI Errors. 11-477 where Substituting (1 0) in the transfer function of the resonator in Fig.2(c), the erroneous quantization noise transfer function NYi is approximately given by [l +~lz-l+(l -C2)z-212 NTi(z) s (12) 1 +251z-1+[5:-2(52-P*)1z-2 As (12) shows, the zeroes of NYi are shifted from their nominal positions atf;/4, thus degrading the filtering performed by the resonators and making the quantization noise floor to increase in the signal band, and correspondingly, the SNR to decrease. We can group the mentioned errors in three different families attending to the way they degrade the zeroes of NY;(z), which map into different increases of the quantization noise power PQ. Table I shows the non-ideal quantization noise power for each family of errors. This table provides insight on the influence of each error source. Assuming typical variations of the error parameters between 0.1 % and 1 %, several conclusions are drawn from (1 2) and Table I: *The only effect of errors and E~, denoted by parameter E, in Table I, consists in reducing the Q-factor of the resonator transfer function, thus lowering the bandstop attenuation of the modulator bandpass filtering. For these errors, the deviation in the quantization noise power is dominated by the term (E M)’ up to E,M = 0.6 ; beyond this limit the term (E,M)~ dominates, thus practically destroying all the benefits of the oversampling. *The errors and represented by parameter in Table I, just change the position of signal band center frequency, often called notch frequency. However, the quantization noise power does not significantly increase. For this family of errors, the term (E@)* dominates up to E~M = 2.2 . E~~~, represented through parameters respectively In Table I, degrade the position of the a *The errors E, and and Table I: Non-Ideal Quantization Noise Power Error I Quantization Noise Power, Po I 0.2 0.4 0.6 0.8 1 &(%lo) 70b . . - ’ I 64 128 256 512 16 32 Figure 5. DR Degradation with Errors. a) DR vs. Error for M = 128 . b) DR vs. M for Error Equal to 0.5%. notch frequency and increase the quantization noise power in the signal band. For E,, the term (E~ M)’ dominates up to M = 0.6, while for (E~SM)’ dominates up to E~:M = 2.6 . *For similar values of parameters E,, ED,, E..,~ and E+, the settling error produces larger deviations in the noise transfer function than the rest of errors - illustrated in Fig.S(a). This forces using larger oversampling ratios to achieve the ideal SNR level as is shown in FigS(b) by plotting DR degraded by the different errors as a function of M. Other scaling errors are found at the modulator level. However, they do not influence the resonator transfer function but the resonator and DAC gains. For typical values of these errors (1 %), the increase in the quantization noise power is negligible. All these results have been validated by simulation using a time-domain SI behavioral simulator [9]. As an illustration, Fig.6 shows several simulated modulator output spectra obtained for a sinusoidal input signal of amplitude A = A/4 and centered at 0 -20 - - 5 -60 e -80 ,- .- w g -100 -120 0.24 0.25 0.26 0.27 Frequency / Sumplbig Frequency Figure 6. Influence of Different SI Errors on NTF 11-478 f ,/4 . This figure compares the degradation of NTF in the presence of E~,~, E~~, E,, and E~~, obtained with the theoretical model (solid line) with that obtained through simulation. A good agreement can be observed between both approaches. 5. GUIDELINES FOR THE DESIGN OF SI 4th-ORDER BANDPASS XA MODULATORS In practical applications, the designer should consider the cumulative influence of errors on the modulator performance. From (3) and (12), the quantization noise power degraded by all errors can be derived as follows Making all errors equal to an error bound named E the following quantization noise power is obtained where k, = 4960/3 and k2 = 438080. This equation allows us to express the quantization noise power degradation in terms of E. Thus, forcing all SI errors in the modulator to be smaller than E bounds the quantization noise power with (14). Fig.7 plots the half-scale SNR (obtained for a sinusoidal input signal of amplitude A = A/4 ) as a function of E , for M = 64, M = 128 and M = 256. Simulation results match very well with the data calculated from (14). In BPZAMs, the control of the notch frequency (f , ) position is also critical. In practice, this frequency is fixed by the system requirements, so that its position should not be significantly shifted from fJ4. We can derive f , by solving (12) for the frequency of the zeroes. Assuming that C,, C2 << 1 the error in f, , denoted as Gf,,isgivenby From (1 1) it is seen that c1 5 0 and therefore f , 5 f ,/4 for all SI BPZAMs. On the other hand, considering that the quantization noise power is minimum at f , , we can define a maximum error ISf, oll 5 Bw/2 . From (15) and assuming all SI errors to be equaf to E, this condition is satisfied if E 5 n/( 10M). For instance, if M = 128, it obtains E 2 0.25 %. Fig.8 illustrates this by plotting three output spectra corresponding to different values of E. It is seen that the predictions of (15) agrees with simulation data. 100 7s- x % -+-- ‘Simulation, M = 64 OSimulat?on, M = 128 ASimulation, M = 256 - - Model 1 40b.01 . . . . . . ... 0.1 1 E(%) Figure 7. SNR Degradation vs. E for an Input Signal of A/4 Amplitude. M = 64 ,U = 128, U = 256. . . . . . . . . . V -f, predicted by ( 15 -20 “I M=128 Frequency /Sumpling Frequency Figure 8. Notch Frequency Degradation with SI Errors. 6. CONCLUSIONS The study presented in this paper classifies the SI non-idealities attending to the way they degrade the quantization noise shaping in bandpass ZA modulators. Closed-form equations have been derived for the influence of SI errors on the modulator performance. As a result of such an analysis, some practical guidelines for the design of BPZAMs using SI circuits are given. This approach has been validated by detailed time domain behavioral simulation. REFERENCES S.R. Norsworthy, R. Schreier, G.C. Temes (editors), Delta-Sigma Converters. Theory, Design and Simulation. New York, IEEE Press, 1997. C.Toumazou, J.B.Hughes, and N.C. Battersby (editors), Switched-Currents: An Analogue Technique for digital technology, London, Peter Peregrinus Ltd.,l993. N. Tan and S. Eriksson, “A Low-Voltage Switched- Current Delta-Sigma Modulator”, IEEE Journal of Solid-state Circuits, pp. 599-603, May 1995. N. Moeneclaey and A. Kaiser, “Design Techniques for High-Resolution Current-Mode Sigma-Delta Modulators”, IEEE Journal of Solid-state Circuits, pp. 953-958, July 1997. J.M. de la Rosa, B. PCrez-Verdu, F. Medeiro and A. Rodriguez-Vfizquez, “A 2.5MHz 55dB Switched- Current Bandpass ZA Modulator for AM Signal Conversion”, Proc. of the 1997 European Solid-State Circuits Conference, pp. B. Boser and B.A. Wooley, “The Design of Sigma-Delta Modulation Analog-to-Digital Converters”, IEEE Journal of Solid-state Circuits, pp. 1298-1308, December 1988. F. Medeiro, B. PCrez-Verdu and A. Rodriguez-Vfizquez, Top-down Design of High-Performance Sigma-Delta Modulators, Kluwer Academic Publishers, 1998. F.W. Singor and W. M. Snelgrove, “Switched-Capacitor Bandpass Delta-Sigma A/D Modulation at 10.7 MHz”, IEEE Journal of Solid-state Circuits, pp. 184- 192, March 1995. J.M. de la Rosa, A. Kaiser and B. PCrez-Verdb, “Interactive Verification of Switched-Current Sigma- Delta Modulators”, Proc. of 1998 IEEE International Conference on Electronics, Circuits and Systems, pp. 2.157-2.160, 1998. 156-159, 1997. 11-479